Motorola MVME2400 Series Wartungshandbuch Seite 245
- Seite / 354
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Programming Model
http://www.mcg.mot.com/literature 3-59
3
rom b we When rom b we is set, writes to Block B ROM/Flash are
enabled. When rom b we
is cleared they are disabled.
Refer back to Table 3-13 for more details.
ROM Speed Attributes Registers
rom_a_spd0,1
rom_a_spd0,1 determine the access timing used for
ROM/Flash Block A. The encoding of these bits are
shown in Table 3-15.
The device access times shown in the table are
conservative and allow time for buffers on address,
control, and data signals. For more accurate information
see the section entitled “Timing Specifications for
ROM/Flash Signals” further on in this manual, along with
the section titled “ROM/Flash Read Timing Diagram”.
Writes that change these bits must be enveloped by a
period of time in which no accesses to ROM/Flash Block
A, occur. A simple way to provide the envelope is to
perform at least two accesses to this or another of the
SMC’s registers before and after the write.
ADDRESS
$FEF80060
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
NAME
0
0
rom a spd0
rom a spd1
0
0
rom b spd0
rom b spd1
OPERATION
READ ZERO READ ZERO READ ZERO
R
R
R/W
R/W
R
R
R/W
R/W
RESET
XXX
X
X
0 PL
0 PL
X
X
0 PL
0 PL
- MVME2400-Series 1
- VME Processor Module 1
- Programmer’s 1
- Reference Guide 1
- Restricted Rights Legend 2
- ©Copyright Motorola 1999 4
- All Rights Reserved 4
- March 1999 4
- Safety Summary 5
- Safety Depends On You 5
- Contents 7
- Glossary 14
- List of Figures 15
- List of Tables 17
- 1Board Description and 21
- Memory Maps 21
- Overview 23
- Feature Summary 23
- System Block Diagram 24
- 2067 9708 26
- Configuration 36
- PCI MEMORYPROCESSOR 42
- PCI Memory 44
- Processor 44
- ISA Space 44
- PCI I/O Space 44
- ISA Local Resource Bus 49
- VME Registers 51
- Introduction 59
- ❏ Interrupt Controller 60
- Block Diagram 61
- PPC Bus Interface 63
- ❏ HAWK (Highest Priority) 74
- ❏ CPUy (Lowest Priority) 74
- PCI Bus Interface 76
- ❏ Memory and I/O 87
- ❏ Configuration 87
- ❏ Special Cycle 87
- ❏ Interrupt Acknowledge 87
- PPC Address + Offset 88
- PCI Address 88
- 0 0 0 0 0 0 0 88
- Endian Conversion 95
- 1916 9610 96
- Error Handling 98
- Watchdog Timers 99
- PCI/PPC Contention Handling 102
- Functional Description 103
- Transaction Ordering 104
- PHB Hardware Configuration 106
- External Interrupt Interface 108
- Architecture 108
- CSR’s Readability 109
- Interrupt Source Priority 109
- Nesting of Interrupt Events 110
- Spurious Vector Generation 110
- 8259 Compatibility 111
- PHB Detected Errors 111
- Interrupt Delivery Modes 112
- Block Diagram Description 113
- Programming Notes 118
- Operation 120
- Architectural Notes 121
- Registers 123
- MBT Time Out Length 128
- 00 256 µsec 128
- 01 64 µsec 128
- 10 8 µsec 128
- 11 disabled 128
- PCI Registers 153
- $CFB $CFA $CF9 $CF8 162
- $CF8 $CF9 $CFA $CFB 162
- MPIC Registers 166
- Timer 0 - $01100 176
- Timer 0 - $01120 178
- Processor 0 $20080 184
- 3System Memory Controller 187
- Block Diagrams 188
- PowerPC 60x Bus 189
- SDRAMPowerPC 190
- Side Side 190
- PowerPC 60x Bus Interface 199
- ROM/Flash Interface 204
- I2C Interface 209
- Refresh/Scrub 221
- CSR Accesses 221
- External Register Set 221
- Chip Configuration 221
- Programming Model 222
- Table 3-9. Register Summary 223
- ERR_SYNDROME 236
- SBE_COUNT 236
- ERROR_ADDRESS 238
- I2_DATARD 252
- Software Considerations 262
- Possible Control Bit Values 266
- ECC Codes 274
- 4Universe II (VMEbus to PCI) 277
- Registers (UCSR) 283
- Universe II Register Map 284
- Register Name 285
- LSI0_TO 285
- LSI1_TO 286
- LSI2_TO 286
- LSI3_TO 286
- VSI0_TO 288
- VSI1_TO 288
- VSI2_TO 288
- VSI3_TO 288
- VCSR_TO 289
- 5Programming Details 291
- Interrupt Handling 292
- Hawk MPIC 293
- 8259 Interrupts 294
- ISA DMA Channels 297
- Exceptions 298
- Soft Reset 299
- Endian Issues 301
- Figure 5-3. Big-Endian Mode 302
- PCI Local Bus 302
- 60X System Bus 302
- Processor/Memory Domain 304
- MPIC’s Involvement 304
- PCI Domain 304
- Universe II’s Involvement 305
- VMEbus Domain 305
- ROM/Flash Initialization 306
- Ordering Related 307
- Documentation 307
- Manufacturers’ Documents 308
- Publication 309
- Document Title and Source 309
- Related Specifications 311
- MVME2400 VPD Reference 315
- Information 315
- Field Size 319
- VPD data packet 320
- Example VPD SROM 322
- Numerics 341
- 2-87, 2-89 348
- Programmer’s Reference Guide 353
Verwandte Produkte und Handbücher für Prozessoren Motorola MVME2400 Series
Prozessoren Motorola DSP56305 Bedienungsanleitung
(112 Seiten)
(112 Seiten)
Prozessoren Motorola MC68306 Bedienungsanleitung
(93 Seiten)
(93 Seiten)
Prozessoren Motorola CPU32 Bedienungsanleitung
(646 Seiten)
(646 Seiten)
Prozessoren Motorola MVME712-12 Wartungshandbuch
(210 Seiten)
(210 Seiten)
Prozessoren Motorola MC68328 Bedienungsanleitung
(198 Seiten)
(198 Seiten)
Prozessoren Motorola SG2-DRT-3X Spezifikationen
(16 Seiten)
(16 Seiten)
Prozessoren Motorola MC68340 Bedienungsanleitung
(57 Seiten)
(57 Seiten)
Prozessoren Motorola MC68306 Betriebsanweisung
(89 Seiten)
(89 Seiten)
Prozessoren Motorola DSP56800 Spezifikationen
(28 Seiten)
(28 Seiten)
Prozessoren Motorola CPU32 Betriebsanweisung
(205 Seiten)
(205 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 1.346 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern