
The 68030 205
ACCESS ADDRESS
C C C 3 2
2
2 2 11111111
1 0 00 0
0 0
00 0 0
2 1 0
1
3
2
1096765432
0 9 6
7 6
5 4
3
2 1 0
TAG
INDEX
M
10F18
SELECT
i r
LONG WORD SELECT
J
---------- taq
---------
1
TAG
V V
V
V
•
TAQ
REPLACE
• ENTRY HIT
DATA FROM DATA CACHE
OATA BUS
DATA TO DATA CACHE
HOLDING REGISTER
CACHE CONTROL
‘ AND REGISTER
> UNEHFT
CACHt . 64 {LONG WOROSJ
BLOCK SBE • 4 (LONG WORDS)
SET S U E . 1
Figure 22 68030 Data Cache. (Courtesy of Motorola, Inc)
we update both the cache and the physical memory for each write to
an address contained in the cache. This latter technique is called a write
through.
The first technique has the advantage that fewer writes to physical
memory are needed if the data in the cache is updated more than
once. Only one physical update is needed for many cache updates. The
disadvantage is that considerably more complex hardware is required.
The processor must keep track of which addresses in the cache have been
modified. The write through cache is a simpler design. Since the normal
programming method is to use registers for counters and addressing inside
loops, the penalty for the write through cache is not as great as one might
think.
Kommentare zu diesen Handbüchern