Motorola MPC5200 Bedienungsanleitung Seite 8

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 21
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 7
Bright Star Engineering, Inc. Page 3
Manual. This high level of integration allows Bright Star Engineering to minimize
component count, decreasing cost and size while increasing reliability.
Refer to the MPC5200 User Manual for programming and configuration details.
2.2 Memory
The processor’s SDRAM interface is connected to two Micron MT48LC16M16A2ITG-
75 chips. Each is 16M by 16 bits providing a total of 64 Mbytes of SDRAM (16M x 32
bits). This interface runs at 132 MHz.
The p2Engine has two Flash devices. An AMD AM29LV640ML120REI 8Mx8 bit
device (NOR), which must contain the boot image. It is hardware configured in 8-bit
mode and the write protect and busy signals are disabled. This device has a feature called
SecSi, a 256 byte sector which can be permanently protected. This sector may be used for
BSE serial numbers, etc. The other device is a Toshiba TC58DVM82A1FT, 32M x 8-bit
NAND Flash. FLASH_CE_L* (TIMER_7, pin E1) must be asserted (low) to access this
device.
2.3 Resets
The Master Reset (MRST_L*) is an input on the connector which drives the reset input
of a reset/power watchdog chip. The output of this device is connected to the
POR_RST_L pin of the MPC5200 and is also available on the connector. The Master
Reset signal is pulled up with a 5.6 k resistor. The MPC5200 also has a Soft Reset
signal (SRST_L) and a Hard Reset signal (HRST_L). Both of these signals can be inputs
as well as outputs and are each pulled up with a 5.6 k resistor.
The PCI Controller has a separate reset PCI_RESET input. This signal is pulled up with a
5.6 k resistor.
Several pins on the MPC5200 load the Reset Configuration register when the device
comes out of reset. This register defines various timing and bus modes. These bits are
pulled to either VCC or GND with a 10 k resistor. As several of these bits are available
on the connector care must be taken to avoid disturbing the logic level of these signals
when in reset. See table 1 for signal names and logic values.
* Note
: Signals ending in “_L” are active low
Seitenansicht 7
1 2 3 4 5 6 7 8 9 10 11 12 13 ... 20 21

Kommentare zu diesen Handbüchern

Keine Kommentare