Controls, LEDs, and Connectors
CPCI-6200 Installation and Use (6806800J66C)
64
3.3.13 IPMI Debug and FW Programming Header, P3
The CPCI-6200 provides one 4-pin planar header connected to IPMI serial port 2 for debugging
and programming IPMI firmware.
3.3.14 Processor Debug Header, P4
The CPCI-6200 has a 10-pin header for debugging. This header can debug a DDR or LBC
interface.
Table 3-13 IPMI Debug Pinout, P3
Pin Number Signal
1TXD
2GND
3RXD
4GND
Table 3-14 Processor Debug Header Pinout, P4
Pin Number Signal Signal Pin Number
1GNDMCRCID_02
3 TRIG_IN MCRCID_1 4
5 TRIG_OUT MCRCID_2 6
7MDVALMCRCID_38
9 3.3V MCRCID_4 10
Kommentare zu diesen Handbüchern