Motorola CPU32 Betriebsanweisung Seite 102

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 205
  • Inhaltsverzeichnis
  • FEHLERBEHEBUNG
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 101
CPU32 Emulation 101
Chapter 6: Using Internal Registers (SIM and EMSIM Registers)
Internal Representation of SIM and EMSIM Registers
Internal Representation of SIM and EMSIM
Registers
Internal to the emulator the EMSIM and SIM memory spaces are
accessed using memory suffixes of the form offset@emsim and
offset@reg. All memory mapped registers in the 683xx family are
contained within a contiguous 4k block of memory (8k for the 68360).
The base address is determined by the SIM MCR MM bit in the 6833x or
the MBAR in the 68340 and 68360 processors. The internal
representation within the emulator of these registers is maintained as
an offset to the memory mapped register base. Referencing memory as
offset@emsim will access a SIM copy value in the EMSIM. Referencing
offset@reg will access a register within the processor. For example, on
a 68332 the memory address 00a00@emsim will access the EMSIM
MCR and 0a00@reg will access the SIM MCR. The memory address
0@reg within a 68340 will access its SIM MCR.
The command used to compare the values with the EMSIM and SIM
will result in memory references using this notation. For example
suppose the command is given to compare the SIM and EMSIM within
the 68332. Further suppose that the values in the Clock Synthesizer
Control differ. This is the SIM register SYNCR. The resulting display
may look as follows:
0a04@emsim=000, 0a04@reg=03f
0a05@emsim=000, 0a05@reg=008
Refer to the processor data book to understand which SIM register is
differing.
Seitenansicht 101
1 2 ... 97 98 99 100 101 102 103 104 105 106 107 ... 204 205

Kommentare zu diesen Handbüchern

Keine Kommentare