© Freescale Semiconductor, Inc., 2004. All rights reserved.Freescale SemiconductorDevice ErrataMCF5282DERev. 1.5, 08/2004This document contains inform
THIS PAGE INTENTIONALLY LEFT BLANKMCF5282 Device Errata, Rev. 1.5Freescale Semiconductor10
THIS PAGE INTENTIONALLY LEFT BLANKMCF5282 Device Errata, Rev. 1.5Freescale Semiconductor 11
How to Reach Us:Home Page:www.freescale.comE-mail:[email protected]/Europe or Locations Not Listed:Freescale SemiconductorTechnical Information
MCF5282 Device Errata, Rev. 1.5Leakage Current on VDDPLL pinFreescale Semiconductor2All current MCF5282 devices are marked as L95M mask set. The date
BDM Load of SR Does Not Enable Stack Pointer ExchangeMCF5282 Device Errata, Rev. 1.5Freescale Semiconductor 32 BDM Load of SR Does Not Enable Stack Po
MCF5282 Device Errata, Rev. 1.5Incorrect Cache SizeFreescale Semiconductor4NOTEThe operation of the instructions is correct. The problem is that the e
Possible Cache Corruption after Setting CACR[CINV]MCF5282 Device Errata, Rev. 1.5Freescale Semiconductor 56 Possible Cache Corruption after Setting CA
MCF5282 Device Errata, Rev. 1.532-bit Accesses to FlexCAN Registers do not Work ProperlyFreescale Semiconductor6DATECODES AFFECTED: All8 32-bit Access
Concantenation of Received Frames in 10BaseT ModeMCF5282 Device Errata, Rev. 1.5Freescale Semiconductor 7Figure 1. Buffer Overrun Example9.2 Workaroun
MCF5282 Device Errata, Rev. 1.5PLL Does not Lock When in "Normal PLL mode with External Clock Reference"Freescale Semiconductor8(because its
THIS PAGE INTENTIONALLY LEFT BLANKMCF5282 Device Errata, Rev. 1.5Freescale Semiconductor 9
Kommentare zu diesen Handbüchern